



Pixel Semiconductor

CL-1X2080
Microair™
Infrared Product Information

Advance Product Information

Medi@DACA


The CL PX-2000 MediaDAC™ is a multiple source, digital-to-analog audio converter; a man-made device that takes two different video data streams while converting the input data into the format of the display subsystem, and changing color space and resolution from the input to the output format in real time.

FEATURES

四

APPLICATIONS

- Presentations
 - Video Editing
 - Video Authoring
 - Video Teleconferencing
 - Interactive Education
 - Games



September, 1997

卷之三

**DEPOSITION
EXHIBIT** Schaefer "U"

Cirrus Confidential
Business Information

CL 41981

BEST AVAILABLE COPY



Phil
Semiconductor


are currently being developed as part of the first two imaging field memory projects. These prototypes feature 16 bit grayscale and 8 bit color pixelated arrays. The three DAC command register sizes are either 8 or 16 bits.

SOFTWARE SUPPORT

Phil Semiconductor provides a complete software development kit. This includes a high level language compiler, a cross assembler, a linker, and a monitor. This enables a quick product development cycle. It also provides a fast time to market.



CLIX2000
MicroDAC™



Phil
Semiconductor

Cirrus Confidential
Business Information

CL 41983

September, 1992

PRELIMINARY

September, 1992

PRELIMINARY

CL-PRIMO
M. DELLA C.



Clinical Laboratory Science

Domestic

N CALIFORNIA	JAPAN	UNITED KINGDOM
San Jose Tel: 408/436 7110 FAX: 408/437 0600	Austin, TX Tel: 912/764-8480 FAX: 912/764-8666	Hertfordshire, England TEL: 44-0127-42224 FAX: 44-0127-975010
S CALIFORNIA	SAUDI ARABIA	
Los Altos Tel: 714/628 8200 FAX: 714/730 8307	Palo Alto, CA Tel: 314/603-2234 FAX: 314/604-3110	Tel: 0352/3122 FAX: 0352/32160
ROCKY MT AREA	TAIWAN	GERMANY
Thornton, Colo. Tel: 303/751 5381 FAX: 303/751 5367	Andover, MA Tel: 306/744 8100 FAX: 306/744 8110	Hannover TEL: 49-8152-90100 FAX: 49-8152-92111
EASTERN AREA	TAIWAN	
Bethesda, MD Tel: 301/961 8170 FAX: 301/961 5712	Taipei TEL: 02/277 710 4310 FAX: 02/277 710 4310	
EASTERN AREA	TAIWAN	
Boca Raton, FL Tel: 305/994 8003 FAX: 305/994 8010	Taipei TEL: 02/277 710 4310 FAX: 02/277 710 4310	

The Company

Cirrus Logic, Inc., is a leading supplier of high integration peripheral controller circuits for mass storage, graphics, and data communication. The company also produces state-of-the-art software and firmware in component form for these. **Cirrus Logic technology** is used in leading-edge personal computers, networking workstations, and office automation.

Psitel Semiconductor, Inc., a subsidiary of Cirrus Logic, Inc., is a developer of integrated circuit products for

Cross Logic's extensive quality assurance program — one of the industry's most stringent — ensures the success of product reliability. Take our systems and applications specification; see how we can help you design a unique system.

© Copyright Philips Semiconductor, Inc., 1992
Philips Semiconductors reserves the right to make changes in circuitry and/or specifications at any time without notice or obligation.
Philips Semiconductor, Inc., believes that the information contained in this document is accurate and reliable. However, it is provided "as is" without warranty of any kind. Philips Semiconductor, Inc. disclaims any responsibility for its use, and for any damages, direct or consequential, resulting from its use.

CIRRUS LOGIC, Inc. 8160 West Warren Ave., TEL 813-977-0200 FAX 813-977-0201 Plano, CA 91326 FAX 813-977-0201

PRELIMINARY - Sanjourne 1002

Mn 101

•

卷之三

卷之三

**Cirrus Confidential
Business Information**

CL 41984

real
semiconductors



11 PAXTON
Manufacturing

*Cirrus Confidential
Business Information*

CL 41985

September, 1991

May 1991

PRELIMINARY




Table of Contents

1. PIN INFORMATION	10
1.1 Pin Diagram	11
1.2 Pin Assignment Table	12
2. DETAILED SIGNAL DESCRIPTION	22
2.1 Processor Interface - ISA Bus Mode	26
2.2 Processor Interface - MCA Bus Mode	26
2.3 Processor Interface - Coprocessor Bus Mode	26
2.4 Graphics Port Interface	27
2.5 Video Port Interface	27
2.6 Monitor Interface	27
2.7 Power	27
2.8 No Connect	28
3. FUNCTIONAL DESCRIPTION	29
3.1 Host Bus Interface	30
3.1.1 ISA BUS Interface	30
3.1.2 MCA BUS Interface	30
3.2 MCA/MD Read	31
3.3 Local Hardwired Interface	31
3.3.1 Local Access Cycles	31
3.4 Video Port Processing	32
3.4.1 Video Input FIFO	32
3.4.2 Format Register	32
3.4.3 RGB VIDEO INPUT DATA	32
3.4.3.1 YUV 4:2:2 VIDEO INPUT DATA	32
3.4.3.2 YUV 4:1:1 VIDEO INPUT DATA	32
3.4.4 Chrominance Interpolation	32
3.4.5 RGB VIDEO INPUT DATA	32
3.5 Zoom Control Codes	32
3.6 Gamma Correction	32
3.7 Graphics Frame Buffer Interface And Processing	32
3.7.1 VRAM Report	33
3.7.2 VQA Report	33
3.7.3 VRAM Operations	33
3.8 Graphics Data - OS/DP/AT	33
3.8.1 OS/DP/AT Mapping to Pixel Port Interface	33
3.8.2 Address [16:0] Definition	33
3.8.3 Pixel Read Mask Register	33
3.9 VRAM Port Modes Of Operation	33
3.9.1 16-Bit/16-Bit Operation (1:1 MUX)	33
3.9.2 True Color Operation	33
3.10 Hardwired Cache Operation	33
3.11 Internal Memory Access	33
3.11.1 Color RAM Data Access	33
3.11.2 Additional Information	33

September 1992

**Cirrus Confidential
Business Information**

CL 41986



Introduction

FRI 1000
WEDNESDAY

2261	Resizing the Curves from Auto
3184	8Bit RGB True Color
3177	Writing to Device DAC
2271	Dynamic Overlay Control
2272	Dynamic Overlay Graphics Alignment
330	Curvemeter and GMIC Alignment
330	Power Drawn, Movie
REASSTERS	
41	Indirect
41	411 BIR Object Index Register
42	CLUT Address
421	LAW CLUT Address Write
422	LCD CLUT Color Depth
423	LPM CLUT Page Depth
424	LAN CLUT Address Read
43	Curv Area
431	CW Curv Address Write
432	CCD Curv Color Data Register
433	CRA Curv Address Read
434	CRA Curv Power Rate
44	VGA Graphics and Curv Control
441	OSA Graphics Status Register
442	OSC Graphics Format Control
443	CSC Curv Scale Control
45	VGA Gamma Correction Palette Area
451	VWD Video Gamma Write
452	VDD Video Gamma Calibration Data
453	VDR Video Gamma Address Read
46	Dynamic Overlay Control
461	GDC Graphics Overlay Options
462	GCR Graphics Chroma Key
4621	GCCR Graphics Chroma Key Read
4622	GCDX Graphics Chroma Key Green
4623	GCBG Graphics Chroma Key Blue
463	GNC Graphics Key Mask
4631	GNDX Graphics Key Mask Red
4632	GNDM Graphics Key Mask Green
4633	GNDB Graphics Key Mask Blue
47	Curv Positioning Block
471	CLB Curv X Position
4711	CHL Curv X Position, Low Byte
4712	CHS Curv X Position, High Byte
472	CLY Curv Y Position
4721	CYL Curv Y Position, Low Byte
4722	CYS Curv Y Position, High Byte
483	VFC Video Format Control
484	SAR SYNC Alignment Register
485	SRB Address Control
486	SRB Sync, Alignment Register



РД 2080
Медицина

M. A. D. A. C.

4.1	4.1.1	ASC: Analog Setup Control
4.1	4.1.2	Reserved Registers
ELECTRICAL SPECIFICATIONS		
5.1	5.1.1	Available Monitor Range
5.1	5.1.2	PCI/PCIe DC Specification (Digital)
5.1	5.1.3	PCI/PCIe DAC Characteristics (RAMDAC)
5.1	5.1.4	PCI/PCIe DAC Characteristics
5.1	5.1.5	AC Characteristics (Timing Information)
5.1	5.1.6	Notes of Timing Information
5.2	5.2.1	HD Timing (ISA Bus)
5.2	5.2.2	Timing (PCI Bus)
5.3	5.3.1	Clock on Input (PCI 1.1 Bus Rate)
5.3	5.3.2	BRI, RGB, and SVIDEO as Output Delay from PCI Bus
5.3	5.3.3	Graphics Port Interface Timing
PACKAGE INFORMATION — 16-L and PnP		
ORDERING INFORMATION		

Cirrus Confidential
Business Information

188

卷之三

卷之三

10

September 1997

CL 41987



卷之三

110 of 110

१०८

SPX1000

- | | | | | | | | | | | | | | | | | |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|----------|----------|----------|
| abdo 1 | abdo 2 | abdo 3 | abdo 4 | abdo 5 | abdo 6 | abdo 7 | abdo 8 | abdo 9 | abdo 10 | abdo 11 | abdo 12 | abdo 13 | abdo 14 | abdo 15 | abdo 16 | abdo 17 |
| abdo 18 | abdo 19 | abdo 20 | abdo 21 | abdo 22 | abdo 23 | abdo 24 | abdo 25 | abdo 26 | abdo 27 | abdo 28 | abdo 29 | abdo 30 | abdo 31 | abdo 32 | abdo 33 | abdo 34 |
| abdo 35 | abdo 36 | abdo 37 | abdo 38 | abdo 39 | abdo 40 | abdo 41 | abdo 42 | abdo 43 | abdo 44 | abdo 45 | abdo 46 | abdo 47 | abdo 48 | abdo 49 | abdo 50 | abdo 51 |
| abdo 52 | abdo 53 | abdo 54 | abdo 55 | abdo 56 | abdo 57 | abdo 58 | abdo 59 | abdo 60 | abdo 61 | abdo 62 | abdo 63 | abdo 64 | abdo 65 | abdo 66 | abdo 67 | abdo 68 |
| abdo 69 | abdo 70 | abdo 71 | abdo 72 | abdo 73 | abdo 74 | abdo 75 | abdo 76 | abdo 77 | abdo 78 | abdo 79 | abdo 80 | abdo 81 | abdo 82 | abdo 83 | abdo 84 | abdo 85 |
| abdo 86 | abdo 87 | abdo 88 | abdo 89 | abdo 90 | abdo 91 | abdo 92 | abdo 93 | abdo 94 | abdo 95 | abdo 96 | abdo 97 | abdo 98 | abdo 99 | abdo 100 | abdo 101 | abdo 102 |

**Cirrus Confidential
Business Information**

1891

四

100

12

CL 41988

卷之三



Journal of Health Politics

Intel Testbed

Table 3-1	How Bitmap Bits Fit PCF File
Table 3-2	Bit Subbytes File
Table 3-3	ISA Pin Requirements
Table 3-4	MCA Pin Requirements
Table 3-5	MCA Cables
Table 3-6	MPI Bus Requirements
Table 3-7	Supported Peer Word Implementations
Table 3-8	UVX 4/2 Formatted
Table 3-9	Zoom Control Definition Table
Table 3-10	Sample Gamma, Gamma, Gamma, Function
Table 3-11	Pixelated Mapping - Pixel Pitch, VGA Q and QSGQQ Q Bit Locations
Table 3-12	Color Mapping to QSGQ Q Bit Bus
Table 3-13	Operating Grade
Table 3-14	Curves for Data Demands vs Mode Selected
Table 3-15	Memory Accesses for Sorting and Indexing
Table 3-16	Cursor Memory Mapping and Relationship for Display
Table 3-17	PCI P2P00 Control Register
Table 3-18	ODC memory bit mapping
Table 3-19	MD Write Timing (ISA Bus)
Table 3-20	PCI Read Timing (ISA Bus)
Table 3-21	ALE Timing (ISA Bus)
Table 3-22	DE'N and DDM Timing for Read Access (ISA Bus)
Table 3-23	DE'N Timing for Write Access (ISA Bus)
Table 3-24	ATH Timing (ISA Bus)
Table 3-25	Read Cycle (ISA Bus)
Table 3-26	ADL, Cache and Head Requirements (ISA Bus)
Table 3-27	CMD Timing (ISA Bus)
Table 3-28	DIREVSEL = 001 Timing for Read Access (ISA Bus)
Table 3-29	DIREVSEL = 001 Timing for Write Access (ISA Bus)
Table 3-30	Q, FDR, TMR Timing (ISA Bus)
Table 3-31	CD, OFF, TMR Timing (ISA Bus)
Table 3-32	Cache and Head (ISA Bus) - 11 Blue Pages
Table 3-33	Cache and Head (ISA Bus) - 11 Blue Pages
Table 3-34	Sync, RDT, and DRDPD 32-bit Output Delay from PCI Bus
Table 3-35	Capítulo 30 Interface Timing

卷之三

Post
Seminarium



PX200
NEDAC

**Cirrus Confidential
Business Information**

CL 41989

September 1997

May 1991

PRELIMINARY - 02497

CL-PX2080
MicroDAC™



1. PIN INFORMATION

The CL-PX2080 MicroDAC™ is available in a 160-pin Plastic Quad Flat Pack (PQFP) package that can be configured for ISA, MCA or Coprocessor bus implementation.

1.1 Pin Diagrams




Figure 1.1. Pin Diagram — ISA Bus Configuration

September, 1992

PRELIMINARY

Cirrus Confidential
Business Information

CL 41990

CL-PX2080
M.R.D.DAC™

Pixel
Semiconductor

CL-PX2080
M.R.D.DAC™





Figure 1-2. Pin Diagram — RCA Bus Configuration

CL 41991

15
PRELIMINARY
September, 1997
May 1991




Figure 1-3. Pin Diagram — Co-processor Bus Configuration

16
PRELIMINARY
September, 1997
May 1991

Cirrus Confidential
Business Information



Digitized by srujanika@gmail.com

مکالمہ بیانیہ کے نتائج کا انتظامی اعلان

СІ-РХ 1080
Модулі



PROCESSOR INTERFACE - COPROCESSOR BUS MODE SUMMARY				
NAME	PIN	TYPE	CELL	FUNCTION
AS44-01	44-42	NO	TTT	Register Select
Q1-01	31-29	NO	33, 17	Data
Q1-02	30	-	TTT	NO Read Cycle
Q1-03	61	-	TTT	NO Write Cycle
RESET	64	-	TTT	Reset
C.S.	49	-	TTT	Chip Select
BS1-1-01	53-50	NA	NA	Bus Bus
ME	52-52	NA	NA	No Control (must be hi for R/W)
NC	49	NA	NA	No Control (must be hi for R/W)
NC	41-45	NA	NA	No Control (must be hi for R/W)
NC	27	NA	NA	No Control (must be hi for R/W)

THE JOURNAL OF CLIMATE

BÖRGERLICHES INTERFACCE - WELCHE MÖGLICHKEITEN?

**Cirrus Confidential
Business Information**



PROCESSOR INTERFACE – COPROCESSOR BUS MODE SUMMARY					
RESET	CS.	BS1-1	BS1-0	DATA	REGISTERS
N/A	00	01	00	00	23, 12
01	01	01	00	00	IO Read Cycle
02	01	01	01	00	IO Write Cycle
03	01	01	01	00	Read
04	-	-	-	00	Chip Select
05	01	01	01	00	Bus Bubl
06	01	01	01	00	No Camed (must be 011011)
07	01	01	01	00	No Camed (must be 011011)
08	01	01	01	00	No Camed (must be 011011)
09	01	01	01	00	No Camed (must be 011011)
10	01	01	01	00	No Camed (must be 011011)
27	-	-	-	00	NA
NC	-	-	-	00	NA

ଓଡ଼ିଆ ଲେଖକ ପରିଚୟ

CL-PX2000 MicrDAC™					
Pixel Semiconductor					
NAME	PIN	TYPE	C/I/I	FUNCTION	
SPI INTERFACE					
V _D O	0	0	AN	Analog Out	
V _A	2	0	AN	Analog Green	
V _B	3	0	AN	Analog Blue	
REF	5	-	AN	Current Reference	
SENSE	6	-	TTL	Monitor Sense	
VNF1	8	-	AN	Voltage Reference 1	
POWER INTERFACE					
V _{DD}	11, 21, 71,	PWR		.9 VDC for Digital logic and Interface Buffer	
	61, 97, 80, 89				
	89, 109, 120				
V _S N	10, 20, 40	PWR		Ground for Digital logic and Interface Buffer	
	69, 81, 11, 61				
	60, 100, 110				
	121, 134, 140				
DACVDD	61, 69	PWR		.6 VDC for DAC	
DACVSN	60, 70	PWR		Ground for DAC	
NO CONNECT					
NC	72	NA	NA	No Connect [must be in factory]	
NC	73	NA	NA	No Connect [must be in factory]	
NC	74	NA	NA	No Connect [must be in factory]	



CL-PX2000

MicrDAC™

2. DETAILED SIGNAL DESCRIPTION

2.1 Processor Interface - ISA Bus Mode

Signal	Pin	Type	Call	Function
S115[0]	67/62,	I	TTL	CPU Address High Byte: S115[0] specify the resource to be accessed during an RD or memory cycle.
S115[1]	26/29	I	TTL	
SADT[0]	21/22,	IO	25, 17	CPU Address and Data Low Byte: The three bytes of address to multiple word and low byte of data sent/received to transfer data to and from the CL-PX2000 during an IO cycle.
CS[0]	60	I	TTL	IO Read: This active low level signal indicates an RD read cycle.
CS[1]	61	I	TTL	IO Write: This active low level signal indicates an RD write cycle.
AFN	49	-	TTL	Address Enable: This active high input signal indicates a DMA transfer in progress.
RF SET	64	-	TTL	Reset: This active high input signal indicates that the CL-PX2000 is to assume all activity and perform a hardware reset.
NDWS	27	0	0/0	No Wait State: This open drain output specifies that the bus should run a zero wait state cycle. The default 15 clock cycle is one wait state.
DEN	62	0	TTL	Data Buffer Enable: This open drain output, when pulled low, enables the four data bus buffers.
DHRA	63	0	TTL	Data Buffer Direction: This open drain output specifies the direction of data flow on bus S1Q1[15:0]. A high level indicates that the host system is writing data to S1Q1[15:0] from the device, and a low level indicates that the CL-PX2000 is writing S1Q1[15:0] (read cycle) to the host system.
S115[0]	53/54	I	TTL	Sync Select: These two bits indicate the bus mode selected for the operation of the CL-PX2000.
				S115[0]=0: ISA bus mode.
				S115[0]=1: MCA bus mode.
				S115[0]=0: Local busmode. Internal mode.
AI[1]	58	I	TTL	Alternate address select: Enables secondary ISA address range for S1M access.
				0: Primary ISA address range
				1: Secondary ISA address range
NC	49	NA	NA	No Connect (present by left floating)

Cirrus Confidential
Business Information

CL 41993

September, 1991
May 1991

Preliminary

September, 1991
Preliminary

20



Process Interface MCA Bus Master

Proceedings MCA Blue Works

CL 41994

September, 1977

四



CL-PRINTER
M. ANDREW

Signal	Pin	Type	Cell	Function
A11	80	I	TTI	Alternate address select: Enables secondary RAM address range for SIR access. 0 Primary ISA address range 1 Secondary ISA address range
2.3 Processor Interface - Coprocessor Bus Mode				
Signal	Pin	Type	Cell	Function
RESET#	44-42	I	TTI	Processor Select: High of supply of the internal register to the external during a CL_P1200 IO cycle.
RESET#	26-25	O	TTI	Data: D7-D0 is an echo high bit enable for the external to be turned to zero in the memory mapped registers
RESET#	21-20	PO	TTI	Data: D7-D0 is an echo high bit enable for the external to be turned to zero in the memory mapped registers
RESET#	60	I	TTI	IO Read Cycle: The active bus read signal indicates an I/O read cycle.
POWER	61	I	TTI	IO Write Cycle: The active bus write signal indicates an I/O read cycle.
RESET#	64	I	TTI	Power: The active high level signal indicates that the CL_P1200 is to come off activity and perform a hardware reset.
C5*	49	I	TTI	Clock Select: The active low input field indicates that the CL_P1200 is being accessed by the host system.
RESET#	65-50	I	TTI	Reset Select: These two bits indicate the two modes included for the operation of the CL_P1200: 0 0 ISA bus mode 0 1 MCA bus mode 1 0 Local bus mode
NC	63-52	N/A	N/A	No Connect (present to left Bus/Board) :
NC	48	N/A	N/A	No Connect (present to left Bus/Board)
NC	47-48	N/A	N/A	No Connect (present to left Bus/Board)
NC	27	N/A	N/A	No Connect (present to left Bus/Board)

Cirrus Confidential
Business Information



CL-PX100

Hi-DAC™



CL-PX100

Hi-DAC™

2.5 Video Port Interface

Signal Pin Type Cell Function

VREF11	77	TTL	TTL	Video Source Data Video data inputs to the CL-PX100 through VSD111G. The CL-PX100 supports the following formats in both input and output modes: 16 bit YUV (4:2:2), 16 bit RGB (16 bit Red, 16 bit Green, 16 bit Blue) handled in 16 bit mode or 24 bit planar mode.
VREF11	104	0	TTL	TRIG OUT Indication: This is asserted low when a valid condition occurs in the RGB source decoder when R/G/B are decoded and when the DAC output has been set to a valid value.
VREF11	147	1	TTL	Video Clock Input: The internal oscillator VCO is driven by VREF11. The internal oscillator VCO is driven by VREF11 and VCO11. The internal oscillator VCO is driven by VREF11 and VCO11. The internal oscillator VCO is driven by VREF11 and VCO11.
VREF	145	1	TTL	Video PVO Drive: Enables VREF to generate high data to switch off the rising edge of VCO11. VREF is connected low on the rising edge of VCO11. VREF is connected low on the rising edge of VCO11.

2.6 Monitor Interface

Signal Pin Type Cell Function

R	44	0	AN	Analog Read: R is the analog red channel from the 8 bit digital-to-analog converter.
G	61	0	AN	Analog Green: G is the analog green channel from the 8 bit digital-to-analog converter.
B	62	0	AN	Analog Blue: B is the analog blue channel from the 8 bit digital-to-analog converter.
REF	65	1	AN	Current Reference: REF is the required 0.5 mA reference current for the DAC.
SENSE	66	0	TTL	Monitor Driver: Three level detecting comparators individually monitor the red, green, and blue DAC outputs. A maximum analog DAC output level generates a high-level comparator output. Minimum analog level indicates a low-level comparator output. SENSE is a digital OR of the comparator outputs.
VREF1	68	0	AN	Voltage Reference 1: Voltage Reference 1:

2.7 Power

Signal Pin Type Cell Function

VDD	111, 21, 20, 40, 60, 80, 100, 120, 140	PWM	1.8VDC for Digital Logic and Interface Buffers; Each VDD pin must be connected directly to the VDD plane.
VSS	10, 30, 50, 60, 80, 100, 120, 140	PWM	Ground for Digital Logic and Interface Buffers; Each VSS pin must be connected directly to the Ground plane.
DACVDD	61, 68	PWM	0.8VDC for DAC; DACVDD must be decoupled from digital VDD with a ferrite bead or inductor.
DACVSS	60, 70	PWM	Ground for DAC; DACVSS must be connected to the analog ground plane.

Cirrus Confidential
Business Information



3. FUNCTIONAL DESCRIPTION

The CL-PX2080 MediabDAC™ is a multi source digital to analog video converter featuring flexible input and output blocks. In Figure 3-1, the CL-PX2080 has three input ports:

- a video input port for YUV or RGB data, and
- two graphics input ports for 8 bit VGA or 32 bit high resolution graphics.

The output to monitor can be pseudochrom or true color from the video processing functions of the CL-PX2080 MediabDAC™ include:

- formats conversion,
- chrominance extrapolation,
- color space conversion,
- zoom and
- gamma correction.

The CL-PX2080 MediabDAC™ also includes a memory controller and a combination of image generation and control.





Figure 3-1. CL-PX2080 MediabDAC™ Functional Block Diagram



4. CL-PX2080 MediabDAC™ Block Diagram

Figure 3-2 shows a more detailed CL-PX2080 MediabDAC™ block diagram.




Figure 3-2. CL-PX2080 MediabDAC™ Detailed Block Diagram

The primary functions of the MediabDAC™ include:

- Host Bus Interface
 - Video Input Processing
 - Graphics Frame Buffer Interface And Processing
- These functions are described in the following sections for additional detail concerning specific CL-PX2080 registers, refer to Section 4.

CL 41997



Pirel
Semiconductor

3.1 Host Bus Interface

The CL-P17200 interface can support two bus protocols:
 - Industry Standard Architecture (ISA) bus
 - Micro Channel Architecture (MCA) bus
 - Local Bus Interface

As shown in Table 3.1 on page 26, the bus interface signals share a common set of IO pins for a common pin assignment table. Refer to Section 1.2 on page 17.

Table 3.1 Host System Bus IO Pins

Pin	ISA Interface	MCA Interface	Local Bus Interface
21	WR#	NC	-
(17-20)	DATA[0]	DATA[0]	DATA[0]
(17-21)	S&T#	NC	DATA[0]
(17-21)	SW1[7:4]	SW1[7:4]	NC
(16-20)	SW1[3:0]	SW1[3:0]	NC
49	NC	CD	NC
48	AI#	IO	CS
47	OR	SI	IOR
46	OW	SO	IOR
57	IN/N	DN	EDW
53	DIRA	DIR	NC
54	RESET	RESET	RESET
(55-56)	BS1[9]	BS1[9]	BS1[9]
59	ALT	AL1	NC

The CL-P17200 connects directly to the ISA and MCA Buses, internally decoding a 16-bit address and responding as a peripheral. An address and data register pair provide access to the internal registers in local hardware interface mode. The address range is externally decoded to drive the CS pin, with RS#1 selecting individual CL-P17200 registers. Bus Selection pins BS1[9] specify the host bus interface as shown in Table 3.2 on page 30.

CL-P17200 Memory

Table 3.2 Bus Selection Pins

BS1[9]	Bus Selected
00	ISA Bus
01	MCA Bus
10	CompuStar Bus
11	Reserved

The following sections describe the configuration method by each bus

Pirel
Semiconductor



CL 41998
PRELIMINARY
September, 1997
May 1991

September, 1997
PRELIMINARY
September, 1997



Intel
Semiconductor




Intel

ISA BUS Interface

3.1 ISA BUS Interface

The CL-PX2080 implements a bus interface that is present in the pin assignment table on page 17 to support IO read and write cycles. Since the 150 of the address and the data pins are multiplexed, a circuit similar to that shown in Figure 3-3 is required to prevent contention between address and data bus.



Cirrus Confidential
Business Information

CL-PX2080
MicroDAC™



Intel
Semiconductor

- d DE# is asserted, disabling the address buffer and enabling the data buffer
- 3 After the appropriate time interval, the system samples MDR¹ and writes the data from the SD bus
- 4 DDR goes high
- 5 DE# is negated
- 6 The IO buffers of AD77Q change from output to input mode




Figure 3-4: ISA Bus IO Cycles

CL 41999

Although the ISA bus supports both memory mapped and IO mapped cycles, the CL-PX2080 responds only to IO mapped bus cycles

Figure shows a typical ISA 8 bit IO cycle. Illustrating both the similarities and differences in the read and write cycles

The following is the sequence of events for a read cycle

1. A valid address range of the CL-PX2080 stabilizes on the address bus. The CL-PX2080 decodes the address and asserts NDWS².

2. On the falling edge of BC1 (in T2), the system samples MDR¹ and asserts IO#³. Asserting IO# causes the following

- a The CL-PX2080 latches the address on BA15, BA and AD77Q on the falling edge of IO#;
- b The IO buffers of AD77Q change from input to output mode⁴;
- c DDR goes low, using the external buffer to output to the SD bus;

¹ ISA systems have a duty varying timing. Any design should include a detailed analysis considering the timing specifications for the CL-PX2080. See Section 6.2 on page 62 for additional information.


² The circuit should be designed to disable the low byte address buffer on IO# assertion.



3.1.2 Local Hardware Interface
 The CL-PX2000 implements a local hardware interface for the MCA environment. The connections of the memory, analog converter, and digital converter to the MCA bus are shown in Figure 3-3 on page 31 (see footnote 7) or page 71 for additional information. Refer to the detailed signal descriptions on page 21 for the MCA bus cycle timing performed by signals MIO⁺, S⁺, and S⁻.

3.1.2.1 MCA I/O Read

Figure 3-3 shows a typical MCA I/O Read cycle. The CL-PX2000 fetches the address present on A[15:0] and AD[7:0] on the rising edge of AD⁺. During read operations, the CL-PX2000 provides valid data on the AD[7:0] bus before the falling edge of CS⁺. The CL-PX2000 outputs the data fast enough so that no extra bytes are required. CS⁺ is normally pulled high in the MCA environment and does not need to be driven by the CL-PX2000. Since the CL-PX2000 is an 8-bit device, the MCA environment does not require it to drive the CD00516⁺ signal.



CL 42000

3.1.3 Local Hardware Interface

The local hardware interface is a high speed, byte wide interface that provides the CL-PX2000 programming interface by controlling the timing of reads and writes to the CL-PX2000 in a manner similar to a static RAM. The interface has four components which determine the read and write operations of the local hardware interface, as described in the following paragraphs:

- an 8 bit bidirectional data bus.
- chip select input signal (CS⁺), which is driven by an external address decoder;
- address RS⁺ (which selects the register to be accessed, and is typically connected to the base bus).

September, 1997

Preliminary

September, 1997

Preliminary

Preliminary

May 1991

- data bus address bus,
- control pins RD⁺ and WR⁺, which define read and write cycles.

3.1.3.1 Local Hardware Cycle

A read from the CL-PX2000 occurs when CS⁺ and RD⁺ are low. Data from the addressed control register is passed on D[7:0], where it may be sampled by the host between the minimum specified access time (Section 5.5 on page 81) and the falling edge of RD⁺. A write occurs when CS⁺ and WR⁺ are low. The host system asserts CS⁺ after RD⁺ if it is enable, then asserts WR⁺. Data must be valid for the specified setup and hold times relative to the rising edge of WR⁺. Figure 3-6 shows the timing of a local hardware access.




Figure 3-6. Local Hardware Interface, Cycle Timing

**Cirrus Confidential
Business Information**

September, 1997

Preliminary

September, 1997

Preliminary

May 1991



3.2 Video Input Processing

The often limited video interface has a 76 MHz data bus dedicated to the video port. The four most significant bits of the CL-PX2000 are taken from the bus and driven internally by the CL-PX2000's Y frame generator. The remaining 32 bits (Y[0:31]) of the video port may connect up to eight planes, depending on the four frame memory regions that the CL-PX2000 supports both expand and untagged versions of 4:2:2 YUV 3:1:1 RGB and 8:8:8 RGB. The mapping of these formats onto VSPI[1] is shown in Table 3-8 on page 3-8. The processing of the incoming video streams is shown in Figure 3-8 on page 3-8 and detailed in the sections that follow.

3.2.1 Video Input FIFO

Video port data is buffered into a CL-PX2000 independent of the graphics data. The CL-PX2000 launches vertical sync data onto one timing lane of VCLK whenever the screen must be off-line. Off-scan areas arrive off of VCLK because of common VCLK timing. The video sync data must be interleaved with other timing lanes of VCLK. The screen update off of VCLK during frame dead time.




Figure 3-8 Video Input Processing Elements

3.2.2 Format Aligner

The Format Aligner accepts pixel input (VSPI[11:0]) for various pixel input formats described in the table below and converts them to 4:4:4 format. YUV or RGB component per pixel clock formats requiring less than 16 bits per pixel, 2 pixels are packed in the 32 bit pixel word. VSPI[1] of Pipeline registers are used to reformat data before it is passed into the color conversion circuitry. The resolution is based on attempt to resultant 8 bit pixel values where bit 7 is the MSB. For example, if Y[7:0], Y[5:3], Y[4:2] are specified, then data is 8 bits justified out of the pipeline with the 4 Lsb's padded with 0s. Also, when Y0 and Y1 are specified in the same input frame, Y0 is the first brightness component in time.

Table 3-3 Supported Pixel Word Input Formats

	Pixel Word	YUV 16 bit	YUV 16 bit	RGB 16 bit	RGB 16 bit	RGB 24 bit	RGB 24 bit
VSPI[1:0]	Non-tagged	Tagged	Non-tagged	Tagged	Non-tagged	Tagged	Non-tagged
VSPI[1]	Y[7]						
VSPI[0]	Y[6]						
VSPI[3:2]	Y[5]						
VSPI[4]	Y[4]						
VSPI[7]	Y[3]						
VSPI[6]	Y[2]						
VSPI[5]	Y[1]						
VSPI[4:1]	Y[0]						
VSPI[7:2]	Y[7]						
VSPI[6:3]	Y[6]						
VSPI[5:2]	Y[5]						
VSPI[4:1]	Y[4]						
VSPI[7:3]	Y[3]						
VSPI[6:4]	Y[2]						
VSPI[5:3]	Y[1]						
VSPI[4:2]	Y[0]						

Figure 3-7 Video Input Timing

The Video Input FIFO supports 24 bit RGB color data (5:1 mode) up to 40 MHz pixel rates, 16 bit RGB (5:2 mode) up to 80 MHz pixel rates, and 10 bit YUV (5:2 mode) up to 80 MHz pixel rates. The remaining video processing elements described in this section convert a variety of input formats into linear RGB and 8:8:8 formats.

- Format Aligner
- Chrominance Interpolator
- Zoom Control
- Color Space Matrix
- Gamma Corrector

Cirrus Confidential
Business Information

CL 42001



CL-RX200
MediaDAC™

Table 3.3 Suspended Pixel Word Input Formats

Pixel Word	TUV 16 bit	TUV 16 bit	RGB 16 bit	RGB 16 bit	RGB 16 bit	RGB 16 bit	Non-Tagged	Non-Tagged	Tagged	Non-Tagged	Tagged
VSP114	VO.7	VO.7	8.1.5	8.1.5	VO.2	VO.2	RD.7	RD.7			
VSP115	VO.1	VO.1	8.1.4	8.1.4	VO.1	VO.1	RD.1	RD.1			
VSP116	VO.0	TAO.1	8.1.3	8.1.3	VO.0	VO.0	RD.0	RD.0			
VSP117	VO.1	VO.1	1AO.0	1AO.0	VO.1	VO.1	RD.1	RD.1			
VSP118	VO.0										
VSP119	VO.1										
VSP120	VO.0										
VSP111	VO.1										
VSP112	VO.0										
VSP113	VO.1										
VSP114	VO.0										
VSP115	VO.1										
VSP116	VO.0										
VSP117	VO.1										
VSP118	VO.0										
VSP119	VO.1										
VSP120	VO.0										

Table 3.3 YUV 4:2:2 VIDEO INPUT DATA

For 4:2:2 YUV video input data, the Formal Aligner can be programmed to simultaneously accept 2 pixel data in CCCR 801 format. The Formal Aligner video input formats are shown on the previous page. An optional input TAG may be used in place of the LBB of the chrominance values. Note that the chrominance values align with the odd luminance values. For 4:2:2 YUV data, the Chrominance Interpolator input data, as shown in Table 3.4 on page 30, to the Chrominance Interpolator.

Table 3.4 YUV 4:2:2 Formal

Luminance Values											
	Y Frame	1	2	3	4	5	6	7	8	9	10
VSP114	VO.7	VO.7	8.1.5	8.1.5	VO.2	VO.2	RD.7	RD.7			
VSP115	VO.1	VO.1	8.1.4	8.1.4	VO.1	VO.1	RD.1	RD.1			
VSP116	VO.0	TAO.1	8.1.3	8.1.3	VO.0	VO.0	RD.0	RD.0			
VSP117	VO.1	VO.1	1AO.0	1AO.0	VO.1	VO.1	RD.1	RD.1			
VSP118	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0			
VSP119	VO.1	VO.1	VO.1	VO.1	VO.1	VO.1	VO.1	VO.1			
VSP120	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0			

Chrominance Values											
	UV Frame	1	2	3	4	5	6	7	8	9	10
VSP114	VO.7	VO.7	8.1.5	8.1.5	VO.2	VO.2	RD.7	RD.7			
VSP115	VO.1	VO.1	8.1.4	8.1.4	VO.1	VO.1	RD.1	RD.1			
VSP116	VO.0	TAO.1	8.1.3	8.1.3	VO.0	VO.0	RD.0	RD.0			
VSP117	VO.1	VO.1	1AO.0	1AO.0	VO.1	VO.1	RD.1	RD.1			
VSP118	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0			
VSP119	VO.1	VO.1	VO.1	VO.1	VO.1	VO.1	VO.1	VO.1			
VSP120	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0	VO.0			

3.3.1 RGB VIDEO INPUT DATA

For RGB video input data, the Formal Aligner may be programmed to accept either S-5.6 S-5.5 S-5 TAG, 8.8, or 8.8 TAG formats, where n indicates the bits allocated to the red, green, and blue planes respectively, or pseudo-color, where the most significant input byte is passed to the red, green and blue output bytes. Unaligned bit boundaries should be grounded prior to FIFO input for RGB data. The inputs simply pass to the output in proper bit alignment.

CL 42002

37 PRELIMINARY

September, 1997
May 1991

September, 1997
PRELIMINARY



CL-PX2000
M-A/D/C™

3.3 Graphics Frame Buffer Interface And Processing

The CL-PX2000 expects data from the graphics display source in high order of two bytes on 8 bit VGA data bus (VGA) or a 32 bit VITAM serial data path [15:0][1:0]. One data path is selected at a time. The G[5] pin and b[3] in the CSC register determine which input to select. These two paths are provided to give user generated PC graphics subroutine on the CL-PX2000 to maintain compatibility with the large number base of VGA systems while achieving higher performance and resolution via the VITAM serial data path.




Figure 3.9 CL-PX2000 Graphics Data Path

3.3.1 VRAM Support

The graphics serial bus interface has a 32 bit data bus. The data on the bus is multiplexed under control of bits 2, 3, and 6 in the Graphics Control Register (GCR). Bits on this bus is latched internally on the rising edge of SCLK. ICLK must be supplied by the graphics controller and should be derived from PCI CLK according to the table of the 2 of the GCR. The maximum transfer rate on this bus is 40 MHz (32 bit words per second).

3.3.2 VDA Support

The VGA data path is an 8 bit input bus multiplexed with the VRAM serial data path under control of bit 6 of the Graphics Setup Control Register (GSCR). The maximum transfer rate is 65 MHz (65 MBbytes per second).

After the CL-PX2000 scales the video image, the resulting pixel data is stored in the FIFO. An external memory controller then transfers pixels from the FIFO to the display buffer memory, using addresses generated by an external pixel address calculator. The CL-PX2000 provides control signal outputs that enable these operations.



Pixel
Semiconductor

3.3.3 VRAM Operation

3.3.3.1 Graphics Data - QSD[7:0]

The VRAM serial clock (SCLK) is generated by the CL-PX2000. In 1:1/VDA mode SCLK = ICLK = 1 MHz. Figure 3.6 shows the relationship of SCLK and ICLK in various pixel modes.

Table 3.6: SCLK and ICLK Relationship

Multiplex Ratio	SCLK / ICLK Relationship
1	SCLK = ICLK = PCI K8
4	SCLK = ICLK = PCI K8
7	SCLK = ICLK = PCI K8
1	SCLK = ICLK = PCI K8

QSD[7:0] is the input pixel data, 8 bits per pixel (1:1 MUX) and 4 bits per pixel (8:1 MUX) for four and eight horizontally consecutive output pixels. QSD[3:0] is always latched on the falling edge of ICLK. The pixel clock is specified to be either PCI K8 or PCI K11 by bit 4 of the CSC register.

3.3.3.2 QSD[7:0] Mapping to Pixel Port Interface


Regardless of mode, the least significant word, byte, or nibble is the first to be displayed in time. For example, when in 1:1 mode, there are four 8 bit pixel ports, encoded with QSD[3:1] Q[1] from QSD[7:1] bit 0 corresponds to the first pixel of the first line of the display. This is the first pixel and to the scaling output, followed by QSD[15:8], then QSD[7:16], and finally QSD[1:16], repeating the pattern from 1:8 to M/S 8 until the first scan line is completely displayed.

3.3.3.3 Odd/Even Field Definition

The output data sequence depends on bit 3, bit 0 of the CSC register and the ODE/ EVEN input. For graphics data processing, the CL-PX2000 transmits interleaved graphics data in the same manner as non-interleaved data, merely transposing it for output processing. Interleaved data alignment is performed and controlled outside the CL-PX2000. Current Pattern Ram Data, however, is managed by the CL-PX2000 in interleaved mode.

In interleaved mode, scan line 1 is always displayed first and is controlled by the first bit of the EVEN field. In non-interleaved mode, scan line 0 immediately follows scan line 1. In interleaved mode, scan line 2 is controlled by the first five of the ODE field and is displayed only after the entire EVEN field has been displayed and the ODE/EVEN pin has toggled.

Only the ODE three or only the EVEN three will be displayed, if ODE/EVEN does not change Figure 3.10 shows the interleaved and non-interleaved display scans. Non-interleaved display scan is equal to one frame. Interleaved display scan is equal to one frame with odd and even fields.



CL-FX2000
MedaDLC™

A diagram showing a 3x3 grid of vertical lines. The center cell contains two small circles. To the left of the grid, the label 'B' is written vertically above the first column. To the right of the grid, the label 'C' is written vertically below the third column.

Figure 3-10 Matched and Non-Matched Display Scenarios

Each Discharge Site (DS) or Disposal Site is identified with the coordinates of the plot and route number and the location used to define the point, State's RAM. The address and location provide 25 bits of color information to the host computer. Programming is required to define mode of operation, except when the true color by place is enabled. The program must define the mode of operation as transport and during road, and should be initialized by the user to off in order, operate mode, pattern for storage operation.

卷之三

If the defined for each pixel of alternating paragraphs describe the four possible combinations in all cases

Ratio
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

Laura 1:11 Final Manuscript Page 2

Table 3-7. Photo-based Mapping — PhotoMatch™ and Q3DPro™ [B1] Lecture 3

Register/Format	WCB	Type Description	LBB	Function
Port Host Register	7	0	0	Port Host
VRAM Data	7	0	0	Port Host
4 bit Register	-	-	3	Port Host
8 bit Register	-	-	3	Port Host
16 bit Register	14	13	11	Port Host
8x8 Format	0	0	0	Port Host
Splice	0	3	1	Port Host
16 bit Register	-	-	14	Port Host
8x8 Format	-	-	0	Port Host
Configure	-	-	4	Port Host
16 bit Register	19	14	13	Port Host
8x8 Format	10	0	0	Port Host
Splice	4	3	2	Port Host
16 bit Register	-	-	0	Port Host
8x8 Format	-	-	15	Port Host
Configure	-	-	10	Port Host
24 bit Register	23	22	21	Port Host
8x8 Format	16	14	13	Port Host
	7	0	0	Port Host

9.2.4.1 16-Bit Parallel Operation (1:1 MODE)

The 1:1 multiplying mode is selected through bit 2, M0 of the GCF register. In this mode, two independent 16-bit parallel ports, GSD[15:0] and GSP[15:0], are latched on the rising edge of LCLK, and are used to implement 1:1. Bit 0, P8 of the GCF register, selects between the two ports. One LCLK rising edge occurs every PCU1 cycle. SCLK is equal to the current PCLK selected.

GSP[15:0] is used to switch between the two ports on a pixel-by-pixel basis when 5:5 RGB color format (P8 = 0). GCF[2] or the 2nd most significant bit of the GCF register, is enabled (bit 1, T1 or G[2] of GCF[7:0]) to switch the parallel port switching. The GVA port to multiplexing register is the same of OSD[15:1]. OSD[15:1] is controlled internally when 5:5 RGB color format.

Cirrus Confidential
Business Information

September, 1997

PRELIMINARY

CL 42005



3.3.2 True Color Operation

In true color operation the data bytes are mapped directly to the memory location defined by the respective DACs by passing the port and pixel data as input directly to a pointer of the respective DACs. In this mode all data bytes are mapped directly to memory. When the port mode is not selected the pixel data bytes are passed through the port and the pixel and the row column information is passed to the respective DACs. An 8 bit or 16 bit SC register selects one or two or configuration selects mapping.

For sparse palette mapping each independent color component of pixel data is mapped to the most significant bits of the respective palette entries. The least significant bits are set to zero for contiguous pixels mapping, and independently into non-contiguous pixels mapping. The least significant bits are set to zero for either sparse or non-pallete mapping. The sparsely coded pixel values are generated to the DACs. When 15.5 or 16.5 color formats is selected, the colors may contain 16 K or 65K simultaneous colors respectively. The DAC can be configured for 8 or 8 bits of resolution in this mode.

Table 3.8 Color Mapping to 0x0D1101 of Ruse

Format	R16	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	RS	R16
8.8.8 Mode	Port 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1
8.8.8 Mode	Port 2	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	0	1

Table 3.9 Color Mapping to 0x0D1101 of Ruse

Format	R16	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	RS	R16
8.8.8 Mode	Port 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1
8.8.8 Mode	Port 2	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	0	1

Table 3.10 Color Mapping to 0x0D1101 of Ruse

Format	R16	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	RS	R16
8.8.8 Mode	Port 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1
8.8.8 Mode	Port 2	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	0	1

3.3.3 Hardware Cursor Operations

The CL-PX2000 has an on-chip, frame-order, user definable cursor which is implemented in 32x32x2 bit memory. This cursor works in both hardware and non-hardware systems. The cursor can be programmed via the GFC register for three modes of operation which are summarized in Table 3.10 on page 46:

Table 3.11. Current 8-bit Data Decodes vs. Mode Selected

Mode	RS																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CCn = Cursor Color Register

September, 1991 PRELIMINARY
September, 1991 PRELIMINARY
May 1991



CL-PX2000
MicroDAC™



CL-PX2000
MicroDAC™

Table 3.9. Operating Modes


Mode	GFC Pin GPA TE PG P1	GFC Pin BPA BTE BPG B1																	
VGA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4-bit RGB	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
8-bit RGB	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
16-bit RGB	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
32-bit RGB	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
8-bit YUV	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
16-bit YUV	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
32-bit YUV	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
8-bit YCbCr	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
16-bit YCbCr	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
32-bit YCbCr	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Cirrus Confidential
Business Information

CL 42006



Digitized by srujanika@gmail.com



Digitized by srujanika@gmail.com

value of 10% and the firm's beta being 0.5, the expected return on the upper portfolio would be 10% + 0.5(10%) = 15%. The lower portfolio would have an expected return of 5%.

The first row must be written when the cursor is either in **Underline** or **Text color**. The second row must be written when the cursor is at the **Top left corner** of the current cell. The third row must be written when the cursor is at the **Top right corner** of the current cell. The fourth row must be written when the cursor is at the **Bottom left corner** of the current cell. The fifth row must be written when the cursor is at the **Bottom right corner** of the current cell.

The position of the cursor is not dependent upon CBLANK. The cursor X position is relative to the first edge of CIRCLE when BORDER is sampled at a logical one. The cursor Y position is relative to the starting edge of CIRCLE when RONDE is sampled at a logical one after a vertical blanking period has been

the even field, starting at position (Y_1, Z_1) , and ending at (Y_{11}, Z_{11}) . Each subsequent row starts at position (Y_1, Z_1) , where $C \in \mathbb{N}$ is the considered position offset.

Similarly, if the Y position value was an odd number in the first line displayed, then Row 31 and subsequent scan lines displayed starting with Row 30 at position C_{3,1}, CY-30). This odd row would correspond to every alternate active cursor line at row 30 in the cursor RAM array.

**Cirrus Confidential
Business Information**

卷之三

Labor patients, cancer patients, and cancer border colors are specified in 7 rows of 9-16 FRUD data. The hospital processor associates a color memory location by lines writing the Index ad. One row contains one byte per color. The hospital processor associates a color memory location by lines writing the Index ad. Then performing three successive write or reads to the data register. Upon completion of the third successive access, the Index register points to the next location.

For example, to update the color patient data, the processor writes the CL-12000 address register (NAME) with the code one of the color patient FRUD location to be modified. The processor performs three successive write cycles (8 bits each of red, green, and blue). After the blue write cycle, the three bytes of color information are concatenated into a 24-bit word and written to the location as specified by the index ad register. The address register is then incremented to the next location, which the processor can modify by simply writing another sequence of red, green, and blue data. To write to a block of color values in consecutive locations, write the start address and continuous R, G, B write cycles until the entire block has been written. Color and other color information is handled the same way. Refer to appropriate IBM 3270 Information Unit documentation for more information.

卷之三

1081

- 42007



CL-PRIMO
N.400AC

Internal Memory Access

Table 3-11. Memory Access Addressing and Indexing

Memory Access	Address BIPC Addr	Type RW	Address Range	Indication by BIPC Addr		Category No 1-9
				LAW	BIR-N, DODC	
Editor Pattern Ram	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 000F	00	00
Editor Pattern Ram (prev)	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0010	01	01
Editor Pattern Ram (last)	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0010	10	10
Editor Pattern Ram Prev	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0011	00	00
Editor Pattern Ram (prev)	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0011	01	01
Editor Pattern Ram (last)	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0011	10	10
Editor Pattern Ram (ref)	BIR-N, DODC	R	VOW, BIR-N, DODC	0000 0012	00	00
Editor Pattern Ram (ref)	BIR-N, DODC	R	VOW, BIR-N, DODC	0000 0012	01	01
Editor Pattern Ram (ref)	BIR-N, DODC	R	VOW, BIR-N, DODC	0000 0012	10	10
Editor Pattern Ram (ref)	BIR-N, DODC	R	VOW, BIR-N, DODC	0000 0013	00	00
Editor Pattern Ram (ref)	BIR-N, DODC	R	VOW, BIR-N, DODC	0000 0013	01	01
Editor Pattern Ram (ref)	BIR-N, DODC	R	VOW, BIR-N, DODC	0000 0013	10	10
Editor Pattern Ram	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0014	00	00
Editor Pattern Ram	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0014	01	01
Editor Pattern Ram	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0014	10	10
Editor Pattern Ram	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0015	00	00
Editor Pattern Ram	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0015	01	01
Editor Pattern Ram	BIR-N, DODC	R	LAW, BIR-N, DODC	0000 0015	10	10
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0016	00	00
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0016	01	01
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0016	10	10
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0017	00	00
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0017	01	01
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0017	10	10
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0018	00	00
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0018	01	01
Editor Color	BIR-N, DODC	R	CAR, BIR-N, DODC	0000 0018	10	10

卷之三

Labor patients, cancer patients, and cancer border colors are specified in 7 rows of 9-16 FRUD data. The hospital processor associates a color memory location by lines writing the Index ad. One row contains one byte per color. The hospital processor associates a color memory location by lines writing the Index ad. Then performing three successive write or reads to the data register. Upon completion of the third successive access, the Index register points to the next location.

For example, to update the color patient data, the processor writes the CL-12000 address register (NAME) with the code one of the color patient FRUD location to be modified. The processor performs three successive write cycles (8 bits each of red, green, and blue). After the blue write cycle, the three bytes of color information are concatenated into a 24-bit word and written to the location as specified by the index ad register. The address register is then incremented to the next location, which the processor can modify by simply writing another sequence of red, green, and blue data. To write to a block of color values in consecutive locations, write the start address and continuous R, G, B write cycles until the entire block has been written. Color and other color information is handled the same way. Refer to appropriate IBM 3270 Information Unit documentation for more information.




Figure 3-13 Mode 0 System Configuration

System mode 0 is connected to the analog RGB port using CL-PX2000 in order to preserve the same functionality as all VGA boards. Given the CL-PX2000 must accept writes to the standard VGA pixel rate addresses, but not respond to reads, about the existing VGA controller board to respond. The CL-PX2000 performs RAM shadowing the VGA controller RAM on memory. Mode 0 is often used in design configurations like the one shown in Figure 3-14 where the CL-PX2000 is used with a separate VGA monitor.

Mode 1 is designed for a system which has a VDAA controller/pixel DAC and a CL-PX2000 in the same subsystem. Graphic data from the controller or a separate controller board enters the VGA graphics port of the CL-PX2000, where it is mixed with video data from an external source. On the monitor side, the CL-PX2000 performs RAM shadowing the VGA controller RAM on memory.

shown in Figure 3-13. The difference between modes 0 and 1 is that mode 1 responds to reads at the

CL 42008

49
September, 1991




Figure 3-14 Mode 1 System Configuration

monitor. This system is compatible with existing software that manipulates the VGA palette. RAM Model 2 is designed for a system containing a VGA controller (with palette DAC) and a CL-PX2000 subsystem, each driving separate RGB monitors, as shown in Figure 3-15. In this scenario the VGA subsystem occupies the standard VGA palette RAM addresses and the CL-PX2000 registers respond to a completely separate set of addresses. Address are selected by the E1, RE and RD bits in the BIR register, described in Section 4-1 on page 81.

3.5.6.3 Additional Information

When accessing the color palette RAM, the address register reads to 100 following a blue read or write to RAM location F/Fh.

The processor interface operates synchronously to the pixel clock. Data transfers between the color palette RAM and the color register (F1h, and B in the block diagram) are synchronized by internal logic, and occur in the periods between processor accesses. To reduce notification switching on the CRI system during processor access to the color palette RAMS, internal logic maintains the previous output color data on the analog outputs until the transfer between RAM registers and Load Up Table RAMs occurs. To keep track of the red, green, and blue read/write cycles, the additional register has two additional bits (bit 1, bit 0) that count modulo three. They are used to tell when the processor needs the address register. The processor does not have access to these bits. The processor can read the address register at any time without modifying its contents or the starting read/write mode.

3.5.6.4 Accessing the Color RAM Array

The 32x32x2 color RAM is accessed in a planar format where plane 1 is bit 0 of the current data and plane 0 is bit 0 in the planar format, only 7 address bits are used. The eight bits to determine which plane (0




Figure 3-15 Mode 2 System Configuration

Cirrus Confidential Business Information



MicroDAP™

Or 16 bits of the current frame buffer are read in parallel. A single address register in the current frame buffer is incremented in parallel, incrementing the state of address bit 1.




Figure 3-18 Current RAM Function Diagram


After each access in the plane, the address increments. The processor uses LAMW or LAR [parallel or serial binary address counter] to access the current RAM array (see Table 2). Note that LAMW or LAR uses the same binary counter used for RGB auto incrementing access to the color palette RAM. Any write to LAR after cursor auto incrementing has been initiated results in the cursor auto incrementing logic until cursor RAM entry has been accessed again. Cursor auto incrementing then begins from the address written to read from the LAR does not reset the cursor auto incrementing logic. The color palette RAM and the cursor RAM share the same internal address register, and processor addressing to either and all other registers is determined by the appropriate register addresses documented in Section 4, Registers.

Table 3-18: Current Memory Mapping and Relationships for Display

Bit 1	Bit 0	Mode 1	Mode 2	Mode 3
0	0	Date	CC1	Date
0	1	CC1	CC2	Date
1	0	CC2	Date	CC1
1	1	CC3	Not Date	CC2

CC1 = Cursor Color Register
Date = Color or Gamma Palette Date
Not = Inverse of

51
PRELIMINARY



Pixel Semiconductor

J.3.9 8-Bit / 8-Bit Operation
Bit 1, D7=0 of the ABC register, is used to specify whether the processor is reading 8 bits of 8 bits of color information each cycle for 8 bit operation. D0 is the LSB and D7 is the MSB of color data.

For 8 bit operation, color data is contained on the lower 8 bits of the data bus, with D0 being the LSB and D7 the MSB of the color data. When writing color data, D0 and D7 are ignored. During color read cycles, D0 and D7 are logical zero. Accessing the cursor RAM entry does not depend on the resolution of the DACs.

Note that in the 8 bit mode, the CL-PX2000's full scale output current will be less than when it is in the 8 bit mode, since the two LSSRs of each 8 bit DAC are always a logical zero in the 8 bit mode.

3.3.7 Writing to Output DAC

The Output DAC contains three I_D while 8 bit digital-to-analog converters. The table below shows how the graphic data path is controlled at the input of the DAC by BORDER#, BLANK#, and GRIS.

Table 3-19

BLANK#	BORDER#	GPI#	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31				
-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
-	-	-	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
-	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
-	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
-	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The GPI# pin is an input used to select between the VOA and SDA/SI graphics pointers. Graphics pointers are used to select between the VOA and SDA/SI graphics pointers. The VOAs and SDA/SI graphics pointers are controlled by the BORDER# and BLANK# pins. Both prevent Graphics and Video data from being presented to the DAC. If the GPI# pin is not used, it should be tied to the appropriate logical value for the graphics port selected.

3.3.7.1 Graphics Overlay Control

The graphics overlay controls consist of a 32-bit color key, a 32-bit color key mask, an 8-bit overlay op code, and an 8-bit multiplexer. To understand how the graphics overlay controls work, imagine the CL-PX2000 as managing two images, one in front of the other. The two images are the video and graphics images, with the video image behind the graphics image. Every graphics pixel is either transparent or opaque. If the graphics pixel is opaque, the graphics color information for that pixel is displayed on the screen. If the graphics pixel is transparent, the color information of the video pixel behind it is displayed on the screen. The graphics overlay controls determine which graphics pixels are transparent. The determination is made by a combination of two overlay control features: a TAG bit component in the video pixel data, and the graphics COLOR key switch. The graphics COLOR key switch is generated by ANDing the graphics pixel data with the GMW register, and then comparing the result against the GCK register. The tag bit is

September, 1992
PRELIMINARY
May 1991
CL 42009

September, 1992
PRELIMINARY
May 1991



CL-PZ200
Pixel
Semiconductor

General Note: During the CL-PZ200's power-down mode, the output DACs require about one second to turn off (sleep mode) or turn on (normal), depending on the compensation capacitor used.

The DACs will be turned off during sleep mode only if voltage reference (internal or external) is used.


External circuitry should turn off the current reference (REF = 0) to further reduce power consumption due to bleeding or partition of the internal current reference.

CL-PZ200
Pixel
Semiconductor

Note that the output DACs require about one second to turn off (sleep mode) or turn on (normal), depending on the compensation capacitor used.

The DACs will be turned off during sleep mode only if voltage reference (internal or external) is used.

External circuitry should turn off the current reference (REF = 0) to further reduce power consumption due to bleeding or partition of the internal current reference.



3.3.7 Graphite Overlay DPCode Register (D0C)

The Graphics Overlay DPCodes is an 8 bit value used as input to an 8:1 multiplexer. The select signals to the multiplexer are the TAG bit and the Graphics C01n bit which determine which of the eight bits will become transparent control for each pixel time. It will be in the DDC register in the Graphics Pixel becoming transparent enabling a selected pixel for highlighting. The DDC register is initialized to 0000H upon reset, selecting no graphics path and ignoring the video input stream.

3.3.8 CLK Synchronization and BYMC Alignment


The Clock Generator creates three clock edges (LCLK rising edge of LCLK matches 0SD0|11 or VOA|11 and BLANK, HSM, VSM, GP3 and BONDEN). The information latched by this signal is synchronized internally with SCLK. To avoid metastability, LCLK must maintain setup and hold requirements to SCLK. Data is synchronized with the selected pixel clock (PCLK0 or PCLK1) after being internally latched with SCLK. When the input data multiplexing rate is 8:1, 4:1, 2:1, or 1:1, LCLK must be the pixel clock divided by 8, 4, 2, or 1 respectively.

The SYNC alignment circuit generates external HSOUT and VSOUT signals required for the monitor. The outputs are delayed to match the internal PCLK0/HSOUT, VSM/VSOUT, VBM/VSOUT, described above. This delay is provided to program polarity of HSIN/HSOUT, VBM/VSOUT, described above. This delay is programmable in both directions.

3.3.9 Power-Down Mode

The CL-PZ200 incorporates a power-down mode, controlled by bit 8 and 0 of the ASC register. While bit 8 (ICKOF1) and bit 0 (DAOFF) are logical zeros, the CL-PZ200 functions normally. While bit 8 (ICKOF1) is a logical one, all clock inputs, PCLKn, VCLK and LCLK, are disabled. While bit 0 (DAOFF) is a logical one, the DACs and power to the RAM are turned off.

Note that the RAM still retains the data. Also, the RAM can be read or written to by the processor as long as the pixel clock is running. The RAM automatically powers up during processor read/write cycles, and shuts down when the processor access is completed. The DACs output no current, and the memory command registers can still be written to or read by the processor.



**Pixel
Semiconductor**

Note that the output DACs require about one second to turn off (sleep mode) or turn on (normal), depending on the compensation capacitor used.

The DACs will be turned off during sleep mode only if voltage reference (internal or external) is used.

External circuitry should turn off the current reference (REF = 0) to further reduce power consumption due to bleeding or partition of the internal current reference.

**Cirrus Confidential
Business Information**

CL 42010

Intel
Semiconductor



IPX200
MicroDAC™

**Cirrus Confidential
Business Information**

CL 42011

55
55

September, 1997

Mary [redacted]

PRELIMINARY

CL-PX200
AlphaDAC™



4. REGISTERS

Internal registers control the operations of the CL-PX200. These registers are organized in mapping or hierachy in Table 4.1 on page 57. Table 5.2 on page 72 summarizes the CL-PX200 registers, and organizes them according to the following functions:

- Indexing
 - CLUT Access
 - Cursor Access
 - Video, Graphics, and Cursor Control
 - Video Gamma Correction Plane Access
 - Graphics Overlay Control
 - Cursor Positioning
 - Digital to Analog Conversion and Control
- NOTE** Data values returned register locations are not guaranteed on readback. Reserved bits in write register locations are read back as 0.

Table 4.1. CL-PX200 Control Registers (Organized by Mapping)
NOTE Register addresses in parentheses indicate NO address and BIR (Base Index Register) apply to SR and DAC modes.

Register	Reg#	Pr. No	Addr	See Addr	BIR	Definition	Ref. Section
BIR	N/A	0x1FCE	0x00E	N/A	Block Index Register	4.1.1, p. 50	
LAW	0x00	0x07C0	N/A	N/A	CLUT Write Address	4.2.1, p. 60	
LCD	0x01	0x07C9	N/A	N/A	CLUT Color Data	4.2.2, p. 61	
LPM	0x02	0x07C8	N/A	N/A	CLUT PixelMask	4.2.3, p. 62	
LAR	0x03	0x07C7	N/A	N/A	CLUT Read Address	4.2.4, p. 63	
CAC	0x04	0x07CC	0x00C	1	Cursor Address Who : 1	4.3.1, p. 64	
CCD	0x05	0x07CD	0x00D	1	Cursor Color Data Register	4.3.2, p. 64	
ASC	0x06	0x07CA	0x00A	1	Analog Scale Control	4.6.1, p. 79	
CAR	0x07	0x07CB	0x00B	1	Cursor Address Read	4.3.3, p. 65	
DFC	0x08	0x07CC	0x00C	2	Graphics Format Control	4.4.2, p. 67	
CBC	0x09	0x07CD	0x00D	2	Cursor Setup Control	4.4.3, p. 68	
DSR	0x0A	0x07CA	0x00A	2	Graphics Status Register	4.4.1, p. 68	
CPI	0x0B	0x07CB	0x00B	2	Cursor Pattern RAM	4.4.4, p. 65	
CIR	0x0C	0x07CC	0x00C	3	Cursor X Position, Low Byte	4.7.1, p. 75	
CIR	0x0D	0x07CD	0x00D	3	Cursor X Position, High Byte	4.7.1, p. 75	

September, 1992

PRELIMINARY

17

**Cirrus Confidential
Business Information**

CL 42012



Philips
Semiconductor

CL42010
Modem IC

Table 8-1 CL42010 Central Registers (Organized by Register)
Register organization addressing from memory mode, ISA and MCA modes. Register map to
ISA and MCA modes

Register	Reg Obj.	Port I/O Addr	Sec Addr	BIR Definition	Ref Section
C11	0x0F	0x7FC8	0x7FFF	1 Cursor & Position, Low Byte	4.1.2 p. 70
C11	0x0F	0x7FC8	0x7FFF	2 Cursor & Position, High Byte	4.1.2 p. 70
VIC	0x10	0x7ICC	0x7FFF	3 Video Format Control	4.1.3 p. 77
ROM	0x11	0x7FC0	0x7FFF	4 ROM Address Decoder	4.1.1 p. 72
San	0x12	0x7CA	0x7FFF	5 Sanitize Register	4.1.4 p. 70
RSV1	0x13	0x7C8	0x7FFF	6 Reserved Register 1	4.1.6 Page 80
VIN	0x14	0x7CC	0x7FFF	7 Video Chroma Select	4.1.1 p. 69
VII	0x15	0x7C0	0x7FFF	8 Video Chroma Coloration Data	4.1.2 p. 70
RSV2	0x16	0x7CA	0x7FFF	9 Reserved Register 2	4.1.5 p. 71
VIN	0x17	0x7C8	0x7FFF	10 Video Chroma Address Select	4.1.1 p. 71
OC40	0x18	0x7CC	0x7FFF	11 Opto-Isolator Start Read	4.1.2 p. 73
OC40	0x19	0x7C0	0x7FFF	12 Opto-Isolator Stop Read	4.1.2 p. 73
OC40	0x1A	0x7CA	0x7FFF	13 Opto-Isolator Chroma Key Blue	4.1.2 p. 73
RSV3	0x1B	0x7CB	0x7FFF	14 Reserved Register 3	4.1.6 Page 80
QWR	0x1C	0x7CC	0x7FFF	15 Opto-Isolator Mask Read	4.1.3 p. 74
QWR	0x1D	0x7C0	0x7FFF	16 Opto-Isolator Mask Write	4.1.3 p. 74
QWRB	0x1E	0x7CA	0x7FFF	17 Opto-Isolator Mask Blue	4.1.3 p. 74
RVA	0x1F	0x7CB	0x7FFF	18 Reserved Register 4	4.1.6 Page 80

Cirrus Confidential Business Information

The exception BIR is used only in ISA and MCA bus modes. It is not accessible in coprocessor bus mode.
when all registers are addressed directly through PC port

CL42010
Modem IC



Philips
Semiconductor

BIR	Access	Reset	Description
1	R/W	0	Index Enable
		1	Indirect addressing
		0	Direct addressing
6	R/W	0	Read Only enable
		0	W/I read only access
		0	W/I read/write access
9	R/W	0	8F Secondary address enable
		0	Primary address range
4	R/W	0	RD MC72 Read Override
		1	Read enabling at MC72
		0	Read disabling at MC72
3	R/W	0	R/WD Reserved
2	R/W	0	BLK2 Block Select 2
-	R/W	0	BLK1 Block Select 1
0	R/W	1	BLK0 Block Select 0

Table 8-1. Read access for VGA Compatibility Modes

IE (T) RE (W) RD (W) [257H read access] EXCAH, EXCH, EXCH, and access

4.1 Indexing

4.1.1 BIR: Block Index Register

I/O Address (ISA/MCA Modes) 0x02E0
Base Index Register (ISA/MCA Modes) NA
Direct Address (Commode Mode) NA

Block Index Register BIR specifies one of eight 8 register banks which can be directly read and written via the PC port addresses 0x27CA or 27CD. The CLU1 access registers LAW, LCD, LPW, and LAR are



CL-X2010
ModeDAC™

Pixel
Semiconductor

4.3 LPM CLUT Pixel Mask

VO Address (ISA MC Memory)

Base Index Register (ISA MC Memory)

Dest Address (Memory-Mapped)

0x77

The graphics pixel mask used to limit the color information in the pixels can be masked before the bootstrap takes place. If you I/P mask the address, the 8 or 6 bit graphics pixel is logically ANDed with the input data and the result is used to addressing today's pixels.

bit	0	1	2	3	4	5	6	7
bit	8	9	10	11	12	13	14	15
0	-	-	-	-	-	-	-	-
1	-	-	-	-	-	-	-	-
2	-	-	-	-	-	-	-	-
3	-	-	-	-	-	-	-	-
4	-	-	-	-	-	-	-	-
5	-	-	-	-	-	-	-	-
6	-	-	-	-	-	-	-	-
7	-	-	-	-	-	-	-	-

bit 0 Access Reset Description

10 RW in CLUT Position

4.24 LAR, CLUT Read Address

VO Address (ISA MC Memory) 0x7F2C
Base Index Register (ISA MC Memory) N/A
Dest Address (Programmable Memory) 0x00

CLUT Read Address register LAR is a modulo 256 counter that shares two functions: palette color selection

Palette Color Selection

In palette color selection mode, LAR specifies the 24- or 18-bit graphics palette color to be read on the

next read operation to register LCD_LAR specifies the same palette color for read cycles R, G, and B. After read cycle B, LAR automatically increments one to specify the next palette color.

bit	0	1	2	3	4	5	6	7
0	-	-	-	-	-	-	-	-
1	-	-	-	-	-	-	-	-
2	-	-	-	-	-	-	-	-
3	-	-	-	-	-	-	-	-
4	-	-	-	-	-	-	-	-
5	-	-	-	-	-	-	-	-
6	-	-	-	-	-	-	-	-
7	-	-	-	-	-	-	-	-

bit 0 Access Reset Description

7 RW 0 RA CLUT Read Address

Cursor Pattern Selection

In cursor pattern selection mode, LAR addresses the cursor pattern RAM, which comprises two 32x32 bit or 4x32 byte planes, for a total of 128 bytes in each plane. LAR automatically increments when writing to register CLP.

bit	0	1	2	3	4	5	6	7
0	-	-	-	-	-	-	-	-
1	-	-	-	-	-	-	-	-
2	-	-	-	-	-	-	-	-
3	-	-	-	-	-	-	-	-
4	-	-	-	-	-	-	-	-
5	-	-	-	-	-	-	-	-
6	-	-	-	-	-	-	-	-
7	-	-	-	-	-	-	-	-

bit 0 Access Reset Description

7 RW 0 RA CLUT Read Address

Cirrus Confidential
Business Information

CL 42015

67

September, 1997

PRELIMINARY

September, 1997

PRELIMINARY

67

May 1991



CL-PR2000
Memory

6.1 Cursor Arrays

6.1.1 CAV Cursor Address Write

IO Address: 0x01
Base Index Register: (ISA MCA Memory)
Data: (Cursor Color)
Direct Address:

Cursor Address Write register (CAW) is a modulo 4 counter. The specifies the 24 bit cursor or border color register that will be modified on the following operation to register CCO. CAW specifies the same cursor border color register for writes in R, G, and B. After write cycle in CAW automatically increments by one. It supports the restructure color register.

Bit #	Access	Reset	Description
7	R/W	0	RA
6	R/W	0	RA
5	R/W	0	RA

6.1.2 CCO Cursor Color Data Registers

IO Address: 0x02
Base Index Register: (ISA MCA Memory)
Data: (Color or Mode)
Direct Address:

Table 3.11. Memory Access Addressing and Indexing p. 48

See also

Figure 3.13 Cursor RAM Function Diagram, p. 49

- For cursor color read operations, register CAR must point to the cursor color to be read
- For cursor color write operations, register CAR must point to the cursor color to be written
- CAR and CAW point to the red component of each color only

Three IO operations — R, G, and B — must take place for each color CAR and CAW automatically increment by one after IO operation B. The components must be read and/or written in the following order: red, green, blue

Bit #	Access	Reset	Description
7	R/W	0	D
6	R/W	0	D
5	R/W	0	D

CL-PR2000
Memory

4.9.3 CAR Cursor Address Read

IO Address: 0x03
Base Index Register: (ISA MCA Memory)
Direct Address:

Register CAR is a modulo-4 counter that specifies the 24 bit cursor color register to be read on the next read operation to register CCO. CAR specifies the same cursor color register for read cycles R, G, and B. After read cycle B, CAR automatically increments by one to specify the next cursor color register.

Bit #	Access	Reset	Description
7	R/W	0	RA
6	R/W	0	RA
5	R/W	0	RA

4.9.4 CPR: Cursor Pattern RAM

IO Address: 0x04
Base Index Register: (ISA MCA Memory)
Direct Address:

Registers LAR and LAR address register CPR. The cursor pattern RAM complies to 32x32 bit (or 4x32 byte planes), for a total of 128 bytes for each plane. A write or read to the CPR writes or reads the cursor pattern data.

Bit #	Access	Reset	Description
7	R/W	0	D
6	R/W	0	D
5	R/W	0	D

**Cirrus Confidential
Business Information**

September, 1997 PRELIMINARY

May 1991

September, 1997 PRELIMINARY

CL 42016



Cirrus Logic
Pixel Semiconductor

4.4 Video, Graphics, and Cursor Control

4.4.1 GSN Graphics Status Register

IO Address: 118A MCA Masked Output

Bus Write Register: 118A MCA Unmasked Address


Direct Address: 118A MCA Unmasked Address

Note only register 0x81 is module 3 counter. All others up to and including the CL PI27000 revisions and 10 chips

Reg#	Access	Reset	Description
0	R/W	0	RDY bit disable
1	R/W	0	Translating AD bus enable or disable
2	R/W	0	Normal operation, all registers are read/write
3	R/W	0	Graphics Port Format. Selects data type:
4	R/W	0	24 bit pixels & 8 bit RGB data (PCLK to CLK = 1:1)
5	R/W	0	16 bit pixel mode. (resolution set by bit 7 of PCLK)
6	R/W	0	Four 8 bit pixels (PCLK to CLK = 4:1)
7	R/W	0	Eight 1-bit pixels (PCLK to CLK = 8:1)
8	R/W	0	True Color graphics palette by palette:
9	R/W	0	Pixel data to pixel decoder. PB, TE, MR, CR are ignored
10	R/W	0	Pixel data to frame buffer.
11	R/W	0	Color Format Control 16 bit graphics port RGB color format
12	R/W	0	8 bit
13	R/W	0	6 bit
14	R/W	0	MR
15	R/W	0	MR
16	R/W	0	TE
17	R/W	0	Tag Frame Specific Graphics 16 bit RGB : 17) more data mode palette bytes:
18	R/W	0	8 bit Register (PCLK to pixel selector).
19	R/W	0	The PCLK to CLK ratio is 1:1 (one pixel/byte).
20	R/W	0	The PCLK to CLK ratio is 4:1 (four pixels/byte).
21	R/W	0	Tag Frame Specific Graphics 16 bit RGB : 17) more data mode palette bytes:
22	R/W	0	Paul Subtractor. Subtracts pixel from 8:8:8 and 5:5:5 RGB 1:1 mode.
23	R/W	0	Graphics pixel 0 (graphics data on port 0x0019:0).
24	R/W	0	Graphics pixel 1 (graphics data on port 0x0019:16).

Cirrus Confidential
Business Information

CL 42017



Cirrus Logic
Pixel Semiconductor

CL PI27000 MicroDAC™

Pixel Semiconductor



4.4.2 GFC - Graphics Format Control

IO Address: 118A MCA Masked Output

Bus Write Register: 118A MCA Unmasked Address

Direct Address: 118A MCA Unmasked Address

Register GFC sets up the Graphic Interface timing and color format control.

Reg#	Access	Reset	Description
0	R/W	0	RDY bit disable

Reg#	Access	Reset	Description
1	R/W	0	Translating AD bus enable or disable

Reg#	Access	Reset	Description
2	R/W	0	Normal operation, all registers are read/write

Reg#	Access	Reset	Description
3	R/W	0	Graphics Port Format. Selects data type:

Reg#	Access	Reset	Description
4	R/W	0	24 bit pixels & 8 bit RGB data (PCLK to CLK = 1:1)

Reg#	Access	Reset	Description
5	R/W	0	16 bit pixel mode. (resolution set by bit 7 of PCLK)

Reg#	Access	Reset	Description
6	R/W	0	Four 8 bit pixels (PCLK to CLK = 4:1)

Reg#	Access	Reset	Description
7	R/W	0	Eight 1-bit pixels (PCLK to CLK = 8:1)

Reg#	Access	Reset	Description
8	R/W	0	True Color graphics palette by palette:

Reg#	Access	Reset	Description
9	R/W	0	Pixel data to pixel decoder. PB, TE, MR, CR are ignored

Reg#	Access	Reset	Description
10	R/W	0	Pixel data to frame buffer.

Reg#	Access	Reset	Description
11	R/W	0	Color Format Control 16 bit graphics port RGB : 17) more data mode palette bytes:

Reg#	Access	Reset	Description
12	R/W	0	8 bit Register (PCLK to pixel selector).

67

September, 1991

PRELIMINARY

68

May 1991

PRELIMINARY

69

67

PRELIMINARY



Cirrus Logic
MediaDAC™

CL/PX2000
MediaDAC™

4.8 Digital-to-Analog Conversion and Controls

The analog RGB signals produce 0.7 volt peak with amplitude with an IREF of 0.8 mA when driving a display terminated 75 ohm load. The process corresponds to an effective DAC output load (f_{eff}) effective) of 37.5 ohms.

The following equation calculates IREF for various peak white voltages and output loading values:

$$I_{REF} = \frac{V_{REF}}{V_{OUT} + 0.7}$$

The following equation applies to all values of IREF and output loading:

$$V_{OUT} = V_{REF} \cdot \frac{f_{eff}}{f_{eff} + 1}$$

The analog circuitry is powered by the AVDD voltage, which is bonded out separately from the digital power. A decoupling capacitor must be attached externally between AVDD and VS3.

4.9 ASC: Analog Setup Control

VO Address (ISA, MCA, Miodem) 0-07FA
Bank Index Register (ISA, MCA, Miodem) 1
Direct Address (Compucenter Network) 0-000
Register ASC sets up the DAC and timing output.

	ASV0	ASV1	ASV2	ASV3	ASV4	ASV5	ASV6	ASV7	ASV8	ASV9	ASV10	ASV11	ASV12	ASV13	ASV14	ASV15
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
3	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
5	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
6	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
7	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
8	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
9	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
10	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
11	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
12	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
13	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

8.1 Access, Reset, Description

Bit #	Access	Reset	Description
1	RW	0	WRD0 Write command Bank Address Bank Index Register (from serial port)
2	RW	0	WRD1 Write command Sync Signals Sync Signals ahead of DAC outputs
3	RW	0	DRD0 Data Direction of HSOUT HSOUT relative to RD and SD Sync Signals behind DAC outputs
4	RW	0	DRD1 Data in number of PCMs No delay 111 7 PCLK difference
5	RW	0	VSOP Vertical Sync Output Polarity HSOUT = active low VSIN = active low VSIN = active high
6	RW	0	DPR Data Direction of HSOUT HSOUT relative to RD and SD Sync Signals ahead of DAC outputs
7	RW	0	D24 18/24 Bit Data 10 bit DAC 24 bit DAC
8	RW	0	DDF DAC ON Normal operation Disable the analog circuitry.

CL 42023

76

PRELIMINARY

September, 1992

September, 1992

PRELIMINARY

78

May 1991



Pixel
Semiconductor



CL/PX2000
MediaDAC™

4.9 Digital-to-Analog Conversion and Controls

The analog RGB signals produce 0.7 volt peak with amplitude with an IREF of 0.8 mA when driving a display terminated 75 ohm load. The process corresponds to an effective DAC output load (f_{eff}) effective) of 37.5 ohms.

The following equation calculates IREF for various peak white voltages and output loading values:

$$I_{REF} = \frac{V_{REF}}{V_{OUT} + 0.7}$$

The following equation applies to all values of IREF and output loading:

$$V_{OUT} = V_{REF} \cdot \frac{f_{eff}}{f_{eff} + 1}$$

The analog circuitry is powered by the AVDD voltage, which is bonded out separately from the digital power. A decoupling capacitor must be attached externally between AVDD and VS3.

4.9 ASC: Analog Setup Control

VO Address (ISA, MCA, Miodem) 0-07FA
Bank Index Register (ISA, MCA, Miodem) 1
Direct Address (Compucenter Network) 0-000
Register ASC sets up the DAC and timing output.

	ASV0	ASV1	ASV2	ASV3	ASV4	ASV5	ASV6	ASV7	ASV8	ASV9	ASV10	ASV11	ASV12	ASV13	ASV14	ASV15
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
3	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
5	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
6	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
7	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
8	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
9	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
10	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
11	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
12	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
13	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

The analog circuitry is powered by the AVDD voltage, which is bonded out separately from the digital power. A decoupling capacitor must be attached externally between AVDD and VS3.

4.9 ASC: Analog Setup Control

VO Address (ISA, MCA, Miodem) 0-07FA
Bank Index Register (ISA, MCA, Miodem) 1
Direct Address (Compucenter Network) 0-000
Register ASC sets up the DAC and timing output.

	ASV0	ASV1	ASV2	ASV3	ASV4	ASV5	ASV6	ASV7	ASV8	ASV9	ASV10	ASV11	ASV12	ASV13	ASV14	ASV15
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
3	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
5	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
6	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
7	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
8	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
9	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
10	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
11	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
12	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
13	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

The analog circuitry is powered by the AVDD voltage, which is bonded out separately from the digital power. A decoupling capacitor must be attached externally between AVDD and VS3.

4.9 ASC: Analog Setup Control

VO Address (ISA, MCA, Miodem) 0-07FA
Bank Index Register (ISA, MCA, Miodem) 1
Direct Address (Compucenter Network) 0-000
Register ASC sets up the DAC and timing output.



8 Reserved Registers

Bit #	Access	Reset	Description
17 - 16	R/W	On	RSVD Reserved Register
15 - 14	R/W	On	RSVD Reserved Register
13 - 12	R/W	On	RSVD Reserved Register
11 - 10	R/W	On	RSVD Reserved Register
9 - 8	R/W	On	RSVD Reserved Register
7 - 6	R/W	On	RSVD Reserved Register
5 - 4	R/W	On	RSVD Reserved Register
3 - 2	R/W	On	RSVD Reserved Register
1 - 0	R/W	On	RSVD Reserved Register

Registers 11 through 17 are reserved.

CL-PX2080
MicroDAC™



5. ELECTRICAL SPECIFICATIONS

5.1 Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Storage Temperature	-55°C to +150°C
Voltage on any pin with respect to ground	0.3 Volts to VDD + 0.3 Volts
Power Supply Voltage	7V
Load Temperature (10 seconds)	300°C

5.2 CL-PX2080 DC Specifications (Digital)

Symbol	Parameter	Min	Max	Units	Conditions
VDD	Power Supply Voltage	4.75	6.25	V	Normal Operation
V _L	Input Low Voltage	0	0	V	
V _H	Input High Voltage	2.0	VOH + 0.5	V	
V _{OCL}	Output Low Voltage	0.4	V	V _{OL} = 4 mA	
V _{OH}	Output High Voltage	2.4	V	V _{OL} = 400 pA	
V _{IC}	Input Low Voltage CMOS	0.0	V		
V _{HC}	Input High Voltage CMOS	2.0	V		
V _{OCLC}	Output Low Voltage CMOS	0.4	V	V _{OLC} = 2.5 mA	
V _{OHC}	Output High Voltage CMOS	2.8	V	V _{OLC} = 200 pA	
I _{DD}	Digital Supply Current	N/A	N/A	mA	>VDD Normal
I _{DD1}	Digital Supply Current	N/A	N/A	mA	Note 1
I ₁	Input Current	-10	10	µA	0 < V _{IN} < VDD
C _{in}	Input Capacitance	10	pF		
C _{out}	Output Capacitance	10	pF		

NOTE: 1) I₁ is the sum of the 4 DACs + CMOS. I₁ must be <2000 pA (package constraint).

Cirrus Confidential
Business Information

CL 42024





Figure 5.1. I/O Timing, RA Bus

September, 1997

PRELIMINARY

May 1991

September, 1997

PRELIMINARY

CL 42026

5.3.3 Timing (I_CA Bus)Table 5.7 CMD Timing (I_CA Bus)

Symbol	Parameter	Min	Max	Unit
1	Setup time address valid to CMD active	80	ns	
2	Delay CMD active to DEF active	2	2	ns
3	Status active setup to CMD active	80	ns	
4	ADL active setup to CMD active	20	ns	
5	CMD pulse width	80	ns	
6	Read data hold from CMD active	20	ns	
7	Status hold from CMD active	20	ns	
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				
29				
30				
31				
32				
33				
34				
35				
36				
37				
38				
39				
40				
41				
42				
43				
44				
45				
46				
47				
48				
49				
50				
51				
52				
53				
54				
55				
56				
57				
58				
59				
60				
61				
62				
63				
64				
65				
66				
67				
68				
69				
70				
71				
72				
73				
74				
75				
76				
77				
78				
79				
80				
81				
82				
83				
84				
85				
86				
87				
88				
89				
90				
91				
92				
93				
94				
95				
96				
97				
98				
99				
100				
101				
102				
103				
104				
105				
106				
107				
108				
109				
110				
111				
112				
113				
114				
115				
116				
117				
118				
119				
120				
121				
122				
123				
124				
125				
126				
127				
128				
129				
130				
131				
132				
133				
134				
135				
136				
137				
138				
139				
140				
141				
142				
143				
144				
145				
146				
147				
148				
149				
150				
151				
152				
153				
154				
155				
156				
157				
158				
159				
160				
161				
162				
163				
164				
165				
166				
167				
168				
169				
170				
171				
172				
173				
174				
175				
176				
177				
178				
179				
180				
181				
182				
183				
184				
185				
186				
187				
188				
189				
190				
191				
192				
193				
194				
195				
196				
197				
198				
199				
200				
201				
202				
203				
204				
205				
206				
207				
208				
209				
210				
211				
212				
213				
214				
215				
216				
217				
218				
219				
220				
221				
222				
223				
224				
225				
226				
227				
228				
229				
230				
231				
232				
233				
234				
235				
236				
237				
238				
239				
240				
241				
242				
243				
244				
245				
246				
247				
248				
249				
250				
251				
252				
253				
254				
255				
256				
257				
258				
259				
260				
261				
262				
263				
264				
265				
266				
267				
268				
269				
270				
271				
272				
273				
274				
275				
276				
277				
278				
279				
280				
281				
282				
283				
284				
285				
286				
287				
288				
289				
290				
291				
292				
293				
294				
295				
296				
297				
298				
299				
300				
301				
302				
303				
304				
305				
306				
307				
308				

Symbol	Parameter	MIN	MAX	MIN	MAX	Unit
	65 ns/	65 ns/				
	High					
PCLK0	High	2	2	2	2	ns
PCLK1	High	2	2	2	2	ns
VCLK	High	2	2	2	2	ns
	Low					
PCLK0	Low	2	2	2	2	ns
PCLK1	Low	2	2	2	2	ns
VCLK	Low	2	2	2	2	ns
	High (Ref. Note 1)					
PCLK0	High (Ref. Note 1)	2	2	2	2	ns
PCLK1	High (Ref. Note 1)	2	2	2	2	ns
VCLK	High (Ref. Note 1)	2	2	2	2	ns
	Low Period (Note 1)					
PCLK0	Low Period (Note 1)	0	0	0	0	ns
PCLK1	Low Period (Note 1)	0	0	0	0	ns
VCLK	Low Period (Note 1)	0	0	0	0	ns
	Cycle Time					
PCLK0	Cycle Time	15	19	10	20	ns
PCLK1	Cycle Time	11.6	15	10	20	ns
VCLK	Cycle Time	11.6	15	10	20	ns

NOTE 1: VCLK and SCLK cycle and pulse widths are multiplied by 2.0 in 21.41.0 multiplying mode.

60

60

CL 42028
September, 1997
PRELIMINARY




Figure 5-2. Clocks as Inputs

Table 5-3. Sync, RDS, and OSBD[7:3] as Output Data from PCLK0

Symbol	Parameter	MIN	MAX	MIN	MAX	Unit
	65 ns/	65 ns/				
	High					
RDS	High	2	2	2	2	ns
OSBD[7:3]	High	2	2	2	2	ns
	Low					
RDS	Low	2	2	2	2	ns
OSBD[7:3]	Low	2	2	2	2	ns

Symbol	Parameter	65 ns/ MHz		65 ns/ MHz		
		MIN	MAX	MIN	MAX	
	PCLK0 to RDS Output Delay	20	20	20	20	ns
	RDS Output Setup Time	36	36	36	36	ns
	RDS Output Hold Time	12.16	12.16	12.16	12.16	ns
	PCLK1 to VSOU1, HSDUT1 Output Delay	10	10	10	10	ns
	PCLK1 to OSBD[7:3] Output Delay	20	20	20	20	ns
	not shown					
	RDS Output to SERIE Output Delay	1	1	1	1	ns

NOTE: 1) Output delay is measured from the 50% point of the rising edge of PCLK0 to the 50% point of RDS output.

2) See

3) Output duration is measured between the 10% and 90% points of full scale duration.

4) In 1:1 multiplying mode, RDS data is divided out directly from VCLK, and synchronizing with PCLK is unnecessary and bypassed. All timing PCLK references in table above apply to VCLK when 1:1 multiplying mode.

September, 1997

May 1997

61
September, 1997
PRELIMINARY

62
September, 1997
PRELIMINARY




Figure 9-4 Sync, R0B, and GSOUP0 to 01 on Outputs Delay from PC1EN

110 Graphics Port Interface Timing

Table 9-5 Graphics Port Interface Timing

Symbol	Parameter	Min	Max	Unit
1	LCK1 rise to SCK1 rise synchronization setup time	4	ns	
2	SCK1 rise to LCK1 rise synchronization hold time	0	2	ns
3	PC1EN rise to SCK1 output delay	10	20	ns
4	Graphics data, control to LCK1 rise setup time	.08	.20	ns
5	Graphics data, control to LCK1 rise setup time	.02	2	ns
not shown	R0B output full scale settling time	12-19	ns	
6	R0B output to SENSE output delay	1	5	ns
7	PC1EN rise to VSOU1 /HSOI1 output delay	0	10	ns
8	PC1EN rise to GSOUP0/01 output delay	0	20	ns

NOTE: HSCLK change relative to PC1EN doesn't apply when in 1:1 multiplying mode. In this mode, data is clocked in and out relative to CLK and no synchronization is performed.




Figure 9-5 Graphics Port Interface Timing

Cirrus Confidential
Business Information

CL 42029


80

September, 1997
PRELIMINARY
May 1991

September, 1997
PRELIMINARY



CL-PX2080
MediaDAC™
PACKAGE DIMENSIONS — 180 Lead POFP




CL 42030

September, 1991
PRELIMINARY
07

CL-PX2080
MediaDAC™

Cirrus
Semiconductor



September, 1991
PRELIMINARY
07

Figure 6-2: CL-PX2080 MediaDAC™ Package Information (Expanded View)

Cirrus Confidential
Business Information

September, 1991
PRELIMINARY
07


07



Cirrus
Semiconductor

7. ORDERING INFORMATION

Write or call for further ordering information.



CL-PX 2080
MicroDAC™

CL-PX 1080

Cirrus
Semiconductor



Cirrus Confidential
Business Information

CL 42031

8

September, 1991
May 1991

September, 1992
PRELIMINARY

15

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.